AXI VDMA Reference Design - Xilinx
· stages illustrated require me mory access at video rates. Video data goes in and out of memory according to the requirements of the internal processing stages. In this application note, a TPG creates the internal IP block memory traffic to simulate typical conditions. Table 3: Frame Resolution Versus Bandwidth of Video Streams Resolution Horizontal